Hardware-Level, Reverse-Engineering Resistant Logic Designs for Standard Complementary Metal-Oxide-Semiconductor (CMOS) Processes
This grant opportunity is focused on developing a hardware-based design for CMOS processes that enhances chip security by making them resistant to common attacks. In Phase I, the project requires outlining a hardware-level obfuscation strategy that resists reverse engineering through various methods and simulating its effectiveness on advanced nodes, like TSMC 28-nm or lower. The plan should a…
Develop a hardware-based design for standard Complementary Metal-Oxide-Semiconductor (CMOS) processes that stymies a range of common attacks and limits the ability of third parties to understand the functional behavior of fabricated chips.
Phase I
Outline a hardware-level logic o…
Funding Source
Awards & funding
Dates
Supporting links
Secure Grant Funding 10x Faster
Scout delivers AI-powered grant writing paired with experts that's faster, more affordable, and built to win.
Already have an account? Sign In
Trusted by 500+ Happy Customers