Hardware-Level, Reverse-Engineering Resistant Logic Designs for Standard Complementary Metal-Oxide-Semiconductor (CMOS) Processes
This grant opportunity is focused on developing a hardware-based design for CMOS processes that enhances chip security by making them resistant to common attacks. In Phase I, the project requires outlining a hardware-level obfuscation strategy that resists reverse engineering through various methods and simulating its effectiveness on advanced nodes, like TSMC 28-nm or lower. The plan should a…
Source
Dates
Keywords
Supporting Links
Documents
Similar Opportunities
Get the full picture on this opportunity
Create a free Scout account to unlock everything you need to decide fast and win the grant.
-
Instant Fit Analysis
Let our grant expert AI score how well this opportunity aligns with your organization, strengths, gaps, and how to improve your chances of winning funding.
-
Deep agency & funder detail
Program context, sub-agency structure, and a full eligibility breakdown.
-
Source links & full documents
Jump straight to the solicitation and download every attachment.
-
Similar opportunities
Discover related funding matched to your work.
Already have an account? Sign In
Trusted by 500+ Happy Customers